Die-to-Die (D2D) PHY IP
Filter
Compare
12
IP
from 7 vendors
(1
-
10)
-
40G Ultralink D2D PHY for TSMC 7nm
- Flexible data rate from 20Gbps to 40Gbps
- Single-ended NRZ signaling scheme
- BIST features ensure Known Good Die (KGD)
- Sideband for link management
-
40G Ultralink D2D PHY for TSMC 5nm
- Flexible data rate from 20Gbps to 40Gbps
- Single-ended NRZ signaling scheme
- BIST features ensure Known Good Die (KGD)
- Sideband for link management
-
40G Ultralink D2D PHY for Samsung 7LPP
- Flexible data rate from 20Gbps to 40Gbps
- Single-ended NRZ signaling scheme
- BIST features ensure Known Good Die (KGD)
- Sideband for link management
-
40G Ultralink D2D PHY for GF12LP+
- Flexible data rate from 20Gbps to 40Gbps
- Single-ended NRZ signaling scheme
- BIST features ensure Known Good Die (KGD)
- Sideband for link management
-
40G Ultralink D2D PHY for TSMC 3nm
- Flexible data rate from 20Gbps to 40Gbps
- Single-ended NRZ signaling scheme
- BIST features ensure Known Good Die (KGD)
-
Chiplet Solution
- Low cost design support for domestic package
- Compatible with UCIe standard&advanced package, provide PHY + MAC-Package-Testability solution with domestic PET manufacturer
- Provides full SIPI channel physical layer simulation analysis
- Supports advanced packaging (Interposer) and standard packaging channel simulation verification, to meet the high bandwidth, high data volume application requirements
-
2-16Gbps Multi-Protocol IO Supporting BOW, OHBI and UCIe
- Efficiency
- Composability
- Programmability
-
D2D Controller addon for D2D SR112G PHY with CXS interface
- Low Latency controller for die-to-die connectivity
- Supports PAM-4 and NRZ PHY signaling mode in all data rates
- Reduces BER with optional FEC configurations
- Supports Arm® AMBA® CXS interface
-
INNOLINK Chiplet PHY&Controller
- Innolink-A
- Meets the performance, efficiency and reliability requirements of B2B/C2C interconnects
- Already silicon proven
- Delivers 56Gbps/pair with -36dB insertion loss
-
UCIe/BoW BlueLynx™ Dual Mode PHY and subsystem IP for chiplet interconnect
- Emerging Standard Knowledge
- Flexibly Configurable
- Best in Class PPA