DDR4 IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 271 IP from 25 vendors (1 - 10)
  • DDR4 Controller - Validates memory compliance, optimizes performance, ensures reliability
    • The DDR4 Memory Controller Verification IP ensures compliance with DDR4 standards, validating high-speed data transfer, read/write operations, and error correction. It provides automated testing, advanced debugging tools, and scalability for complex memory systems.
    • Designed for versatile applications, this IP optimizes performance in gaming consoles, data centers, AI systems, networking devices, and more. It ensures memory reliability, efficiency, and scalability across industries, accelerating time-to-market for DDR4-based products
    Block Diagram -- DDR4 Controller - Validates memory compliance, optimizes performance, ensures reliability
  • Simulation VIP for DDR4 LRDIMM
    • DIMM Types
    • DDR4 UDIMM, RDIMM, LRDIMM, DDR4 3DS, 3DS UDIMM, 3DS RDIMM, and 3DS LRDIMM
    • LRDIMM Training Modes
    • Fully supports DWL, HWL, MREP, MRD, and MWD Training modes
    Block Diagram -- Simulation VIP for DDR4 LRDIMM
  • Simulation VIP for DDR4
    • Data Width, Density
    • 4, 8, and 16. 2 Gb to 16 Gb
    • Speed
    • 1600, 1866, 2133, 2400, 2666, and 3200
    Block Diagram -- Simulation VIP for DDR4
  • DDR4 IP solution
    • Compatible with DDR4 up to 3200Mbps
    • AXI compliant multi-ports, and data width, FIFO depth, command queue depth configurable
    • DFI compliant interface between controller and PHY
    • Support ECC (error correcting code)
    Block Diagram -- DDR4 IP solution
  • DDR4 DFI Synthesizable Transactor
    • Compliant with DFI version 3.0 or higher Specifications.
    • DFI-DDR4 Applies to :
    • DDR4 protocol standard JESD79-4, JESD79-4A, JESD79-4A_r2,JESD79-4B, JESD79-4C and JESD79-4D (draft) Specification
    • Supports all Interface Groups.
    Block Diagram -- DDR4 DFI Synthesizable Transactor
  • DDR4 3DS Synthesizable Transactor
    • Supports 100% of DDR4 3DS protocol standard JESD79-4-1, JESD79-4-1A and JESD79-4-1B
    • Supports all the DDR4 3DS commands as per the specs
    • Supports up to 16 GB device density
    • Supports X4 and X8 devices types
    Block Diagram -- DDR4 3DS Synthesizable Transactor
  • DDR4 Synthesizable Transactor
    • Supports 100% of DDR4 protocol standard JESD79-4, JESD79-4A, JESD79-4A_r2, JESD79-4B, JESD79-4C and JESD79-4D(Draft)
    • Supports all the DDR4 commands as per the specs
    • Supports up to 16GB device density
    • Supports X4,X8,X16 and X32 devices
    Block Diagram -- DDR4 Synthesizable Transactor
  • DDR4 DFI Verification IP
    • Compliant with DFI version 3.0 or higher Specifications.
    • DFI-DDR4 Applies to :
    • DDR4 protocol standard JESD79-4, JESD79-4A, JESD79-4A_r2,JESD79-4B, JESD79-4C and JESD79-4D (draft) Specification
    • Supports all Interface Groups.
    Block Diagram -- DDR4 DFI Verification IP
  • DDR4 RCD Memory Model
    • Supports DDR4 RCD devices from all leading vendors. Supports 100% of DDR4 RCD protocol standard JESD82-31A.
    • Supports all speed grades as per specification. Quickly validates the implementation of the DDR4 RCD standard JESD82-31A.
    • Supports DDR4 command and address bus transmission as per DDR4 standard JESD79-4C.
    • Supports parity.
    Block Diagram -- DDR4 RCD Memory Model
  • DDR4 DB Memory Model
    • Supports DDR4 DB devices from all leading vendors.
    • Supports 100% of DDR4 DB protocol standard JESD82-32A and DDR4 Protocol standard JESD79-4B.
    • Supports all the DDR4 DB commands as per the specs.
    • Supports all speed grades as per specification.
    Block Diagram -- DDR4 DB Memory Model
×
Semiconductor IP