DDR5 PHY IP

Welcome to the ultimate DDR5 PHY IP hub! Explore our vast directory of DDR5 PHY IP
All offers in DDR5 PHY IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 454 DDR5 PHY IP from 18 vendors (1 - 10)
  • PSRAM/RPC PHY & Controller
    • The DDR IP Mixed-Signal MR PSRAM PHY and RPC PHY provide turnkey physical interface solutions for ICs requiring access to JEDEC compatible PSRAM/RPC devices
    • It is optimized for low-power and high-speed applications with robust timing and small silicon area
    • The PSRAM PHY supports AP memory UHS/OPI PSRAM components on the market, and the RPC PHY supports ETRON components on the market
    Block Diagram -- PSRAM/RPC PHY & Controller
  • GDDR6X/6 Combo PHY & Controller
    • The GDDR6X/6 PHY is fully compliant with the JEDEC GDDR6X/6 standard, supporting data rates of up to 20Gbps per pin for PAM2 GDDR6 mode and 24Gbps for PAM4 GDDR6X mode
    • The GDDR6X/6 interface supports 2 channels, each with 16 bits for a total data width of 32 bits per memory device
    • With a maximum speed of 20/24Gbps per pin, The GDDR6X/6 Combo PHY delivers a peak bandwidth of up to 80GB/s or 96GB/s per memory device
    Block Diagram -- GDDR6X/6 Combo PHY & Controller
  • GDDR6 PHY IP for 12nm
    • JEDEC JESD250 compliant GDDR6 support
    • X16 mode, X8 mode, and pseudo-channel mode
    • Low frequency RDQS mode support
    Block Diagram -- GDDR6 PHY IP for 12nm
  • LPDDR5X/5/4X/4 combo PHY at Samsung SF5A
    • Compliant for JEDEC standards for LPDDR5X/5/4X/4 with PHY standards
    • DFI 5.1 specification PHY Interface Compliant
    • Support up to 4 ranks
    • x16 and x32 channel support
    Block Diagram -- LPDDR5X/5/4X/4 combo PHY at Samsung SF5A
  • LPDDR5X/5/4X/4 combo PHY at 7nm
    • Compliant with JEDEC JESD209-5B for LPDDR5X/5/4X/4 with PHY standards
    • Delivering up to 8533Mbps
    • DFI 5.1 specification PHY Interface Compliant
    • Support up to 4 ranks
    Block Diagram -- LPDDR5X/5/4X/4 combo PHY at 7nm
  • LPDDR5X/5/4X/4 PHY IP for 12nm
    • Compliant with JEDEC standards for LPDDR5X/5/4X/4 with PHY standards
    • DFI 5.0 Interface Compliant
    • Supports up to 4 ranks
    • Multiple frequency states
    Block Diagram -- LPDDR5X/5/4X/4 PHY IP for 12nm
  • DDR5 IP solution
    • Compatible with DDR5 up to 4800Mbps
    • AXI compliant multi-ports, and data width, FIFO depth, command queue depth configurable
    • DFI5.0/4.0 compliant interface between controller and PHY
    • Support ECC (error correcting code)
    Block Diagram -- DDR5 IP solution
  • GDDR5 Synthesizable Transactor
    • Supports 100% of GDDR5 protocol standard JESD212C
    • Supports all the GDDR5 commands as per the specs
    • Supports all types of timing and protocol violation detection
    • Supports up to 8GB device density
    Block Diagram -- GDDR5 Synthesizable Transactor
  • DDR5 DFI Synthesizable Transactor
    • Compliant with DFI 5.0 Specification.
    • DFI-DDR5 Applies to :
    • DDR5 protocol standard JESD79-5 & JESD79-5 Rev1.40 (Draft) Specifications
    • Supports all Interface Groups.
    Block Diagram -- DDR5 DFI Synthesizable Transactor
  • DDR PHY
    • DDR5/4/3 training with write-leveling and data-eye training
    • Optional clock gating available for low-power control
    • Internal and external datapath loop-back modes
    • I/O pads with impedance calibration logic and data retention capability
    • Programmable per-bit (PVT compensated) deskew on read and write datapaths
    • RX and TX equalization for heavily loaded systems
    Block Diagram -- DDR PHY
×
Semiconductor IP