How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
Cadence Design Systems, Inc.
Category:
DDR
DDR5 MRDIMM PHY and Controller
-edge IP for high-performance multi-channel memory systems The DDR5 12.8Gbps MRDIMM Gen2 PHY and controller memory IP system solu…
Overview
Leading-edge IP for high-performance multi-channel memory systems
The DDR5 12.8Gbps MRDIMM Gen2 PHY and controller memory IP system solutions double the performance of DDR5 DRAM. The DDDR5 12.8Gbps design and architecture address the need for greater memory bandwidth to accommodate unprecedented AI processing demands in enterprise and data center applications, including AI in the cloud.
The DDR5 MRDIMM Gen2 IP system solution is available today, ready to enable advanced SoCs with flexible floorplan design options, while at the same time, the architecture allows fine-tuning of power and performance based on individual application requirements.
Cadence supports your SoC/IP integration and development with EDA tools, Verification IP (VIP), and Rapid System Bring-Up software.
Key features
PHY
- Includes DDR5 training with write-leveling and data-eye training, and I/O pads with impedance calibration logic and data retention capability
- Programmable per-bit (PVT compensated) deskew on read and write data paths
- RX and TX equalization for heavily loaded systems
- Microcontroller-based PHY-independent advanced training that provides flexibility
- Low latency for data-intensive applications
- Signal integrity, board, and package design guidelines
Controller
- QoS features allow command prioritization on Arm AMBA 4 AXI and CHI interfaces
- Memory controller interface complies with DFI standards up to version 5.1
Block Diagram
DDR5 MRDIMM PHY and Controller block diagram
Benefits
- Scalable: The flexible floorplan design options enable easy integration into advanced SoCs, allowing for scalable solutions that can grow with your needs.
- High Performance: Industry-first Cadence DDR5 12.8Gbps MRDIMM Gen2 PHY and controller doubles the performance of DDR5 DRAM.
- Enhanced Memory Bandwidth: Addresses the need to accommodate AI processing demands in enterprise and data center applications.
- Power and Performance Tuning: The architecture allows fine-tuning of power and performance based on individual application requirements.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
DDR5 MRDIMM PHY and Controller
Vendor
Cadence Design Systems, Inc.
Provider
Cadence Design Systems, Inc.
HQ:
USA
If you want to achieve silicon success, let Cadence help you choose the right IP solution and capture its full value in your SoC design. Cadence® IP solutions offer the combined advantages of a high-quality portfolio, an open platform, a modern IP factory approach to quality, and a strong ecosystem.
Now you can tackle IP-to-SoC development in a system context, focus your internal effort on differentiation, and leverage multi-function cores to do more, faster.
The Cadence IP Portfolio includes silicon-proven Tensilica® IP cores, analog PHY interfaces, standards-based IP cores, verification IP cores, and other solutions as well as customization services for current and emerging industry standards. The Cadence IP Factory provides you with an automated approach to the customization, delivery, and verification of SoC IP. As a result, you can spend more time on differentiation, with the assurance that you'll meet your performance, power, and area requirements.
Choosing Cadence IP enables you to design with confidence because you have more freedom to innovate your SoCs with less risk and faster time to market.
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Controller IP cores
What is DDR5 MRDIMM PHY and Controller?
DDR5 MRDIMM PHY and Controller is a DDR IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.