Special IP for TSMC

Compare 85 Special IP for TSMC from 8 vendors (1 - 10)

1.0-3.3V GPIO With I2C Open Drain And 3.3V & 5V Analog Cells in 55nm
- 1.0V-3.3V | 3.3V IO operation
- Dual independent IO rails
- Output enable / disable (HiZ when disabled)
- Power-down control (HiZ upon VDD disable)
A 180nm Flip-Chip IO library with 1.2-1.8V GPIO, 1.8V & 5V analog/RF, 20-36V ultra-low leakage low-cap HV analog and OTP program cell
- GPIO:
- ANALOG
- OTP Programming Cell
- Physical Attributes
5MHz-35MHz Low Power Crystal Oscillator
- 4MHz-35MHz Frequency range.
- No external bias or limit resistors required.
- Current optimization for best power at frequency.
TSMC 3nm (N3E) 1.8V SD/eMMC IO
- Completely hardened PHY solution along with programmable delay chains & I/Os
- Fully selectable output impedance
- Compliant with eMMC 5.1 (JESD84-B51A) and SDIO 3.0 JEDEC Standard
- Automotive G1/G2 supported, ASIL-B certified
Small area rail clamp for FinFET
- Power clamp ESD solutions
- Rail clamp ESD protection
- 0.75V domain
Analog I/O - low capacitance, low leakage
- Scalable robustness
- Area efficient
- low capacitance option
on-chip ESD protection
- Analog I/Os
- ESD Power protection
- Ground pads
- ESD protection cells
On-chip protection against IEC61000-4-2 events
- Analog Pads
- Power Pads
- Ground Pads
I/O LIbrary
- Schmitt triggered input
- pull up/down control modes
- Slew rate controled output
Glitch Detector - TSMC N5