PLL IP, Input: 20MHz - 24MHz, Output: 20MHz - 100MHz, UMC 0.5um process
Overview
Input 20M-24MHz, output 20M-100MHz, frequency synthesizable PLL, 0.5um Logic process.
Technical Specifications
Foundry, Node
UMC 500nm
UMC
Pre-Silicon:
500nm
Related IPs
- PLL (Frequency Synthesizer) IP, Input: 20MHz - 200MHz, Output: 50MHz - 100MHz, UMC 0.13um HS/FSG process
- PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, Output: 20MHz - 400MHz, UMC 0.13um LL/FSG process
- PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, Output: 20MHz - 400MHz, UMC 0.13um LL/FSG process
- PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, Output: 20MHz - 300MHz, UMC 90nm SP process
- PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, , Output: 20MHz - 300MHz, UMC 0.25um process
- PLL (Frequency Synthesizer) IP, Input: 20MHz - 200MHz, Output: 500MHz - 1GHz, UMC 0.13um HS/FSG process