LVDS Receiver IP, Clock: 16 MHz - 120 MHz, 6:42 data lane expansion for throughput up to 5040 Mbps, UMC 40nm LP process
Overview
LVDS RX, UMC 40nm LP/RVT Low-K Logic process.
Technical Specifications
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- Phased-locked loop 120 to 950 MHz
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- 1550 to 1610 MHz low-noise amplifier
- 6.5 to 23 MHz 3rd order low pass filter
- 0.1 to 25 MHz Phase-frequency detector with charge pump