Helion offer a range of high performance DES and 3DES cores in versions for use in ASIC, Actel, Altera, Lattice and Xilinx FPGA, which implement the DES and 3DES algorithms as described in FIPS publication 46-3. They are available in three versions; STANDARD, FAST and V FAST, each offering a different speed/area balance, with the fastest solution capable of supporting Gigabit 3DES throughputs in ASIC.
Having the choice of three versions gives you the benefit of being able to use a very closely matched solution to your needs, meaning less area and power for a given application.
The Helion DES cores have been designed to be extremely easy to integrate into any target system, whatever the specific requirements. They support both encryption and decryption, and in 3DES mode the core can optionally implement two or three key 3DES. They also offer full support for any of the block cipher modes (eg. CBC, CFB, OFB, Counter) with the addition of simple mode wrapper logic; reference designs for these can be supplied with the core on request.
Moreover, the Helion DES cores have been designed to be especially fast and space efficient, without having to resort to extensive pipelining. This means that even the fastest Gigabit solutions can support feedback modes such as CBC, and offer low latency operation within your system.
High Performance DES and Triple-DES core for Actel FPGA
Overview
Technical Specifications
Availability
now
Related IPs
- High Performance / Low Power Microcontroller Core
- High Performance VSB/QAM Demodulator Core
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- High performance, flexible, extendible 32 bit microcontroller core featuring excellent code density
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- High performance DSP core with VLIW/SIMD/decoupled architectures