Chacha20-Poly1305 IP for FPGA and ASIC
Overview
ChaCha20-Poly1305 is an AEAD algorithm based on the very fast ChaCha20 stream cipher with the Poly1305 MAC. It was proposed by It is standardized in the RFC 84391 and is widely used in TLS 1.2, TLS 1.3, SSH, Wiregard…
Key Features
- Available in 2 versions:
- Fast : High bandwith with low latency and high frequency
- Small : Higher latency but smaller footprint
- Full standard support : Zyxx ChaCha20-Poly1305 supports full specification of the ChaCha20-Poly1305 standard
- AXI4 compatible interface can be added as an option
- Available for a wide range of FPGA vendors : AMD (Xilinx), Intel (Altera), Microchip, Lattice, Achronix, QuickLogic.
- Available for Asics
Benefits
- Lowest footprint on the market
Deliverables
- Netlist, sourcecode
Technical Specifications
Foundry, Node
On demand
Related IPs
- Root of Trust - Foundational security in SoCs and FPGAs for IoT clients and sensors
- Root of Trust - Foundational security in SoCs and FPGAs for Chinese IoT clients and sensors
- Root of Trust - Foundational security in SoCs and FPGAs for IoT servers, gateways, edge devices and sensors
- Root of Trust - Foundational security in SoCs and FPGAs for Chinese IoT servers, gateways, edge devices and sensors
- Multi-channel codec to ASIC / FPGA
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements