Chacha20-Poly1305 IP for FPGA and ASIC
Overview
ChaCha20-Poly1305 is an AEAD algorithm based on the very fast ChaCha20 stream cipher with the Poly1305 MAC. It was proposed by It is standardized in the RFC 84391 and is widely used in TLS 1.2, TLS 1.3, SSH, Wiregard…
Key Features
- Available in 2 versions:
- Fast : High bandwith with low latency and high frequency
- Small : Higher latency but smaller footprint
- Full standard support : Zyxx ChaCha20-Poly1305 supports full specification of the ChaCha20-Poly1305 standard
- AXI4 compatible interface can be added as an option
- Available for a wide range of FPGA vendors : AMD (Xilinx), Intel (Altera), Microchip, Lattice, Achronix, QuickLogic.
- Available for Asics
Benefits
- Lowest footprint on the market
Deliverables
- Netlist, sourcecode
Technical Specifications
Foundry, Node
On demand
Related IPs
- Chiplet Interconnect - Die-to-die interconnect IP solutions for advanced and standard packaging applications
- Future-proof IP for training and inference with leading performance per watt and per dollar
- Multi-channel codec to ASIC / FPGA
- IP for Automotive Applications
- NPU IP for AI Vision and AI Voice
- NPU IP for Wearable and IoT Market