Vendor: Andes Technology Corp. Category: DSP Core

DSP Extention Superscalar Processor

D15/D15F are the first dual-issue superscalar AndesCore™ processors.

Contact Provider Request Datasheet

Overview

D15/D15F are the first dual-issue superscalar AndesCore™ processors. Both processors feature over 130 compiler friendly, general purpose DSP and SIMD instructions that enable easy DSP algorithm programming in C/C++. D15/D15F comes with a variety of configuration options, including MMU, cache and local memory. The 64-bit data buses for caches, local memory and the main bus provide the bandwidth needed for instruction fetch and data access. D15F includes a built-in IEEE-754 compliant floating point unit that enhances the floating point processing capability. D15/D15F is designed for diversified performance-driven applications on the embedded Linux, Real-Time OS or bare metal environment.

Key features

  • Dual-issue pipeline
  • > 130 DSP extension instructions
  • Caches for fast code and data accesses
  • Local Memories for deterministic code and data accesses
  • Built-in IEEE754-compliant FPU coprocessor (D15F)
  • Memory Management Unit (MMU) for Linux
  • 64-bit AXI4/AHB/AHBx2 bus interface

Block Diagram

AndesCore™ D15/D15F block diagram

Benefits

  • Performance
    • Dual-issue superscalar pipeline capable of processing two instructions in parallel to accelerate performance
    • Highly compact program size through AndeStar™ V3 ISA
    • Over 130 compiler friendly DSP and SIMD instructions and optimized DSP libraries to boost the performance of digital signal processing
    • Extensive branch predictions (BTB and RAS) to minimize branch hazards
    • Low latency local memory with DMA for transferring large bulk of 1D/2D data efficiently
    • MMU/MPU for memory management
  • Flexibility
    • All-C Embedded Programming
    • Stack protection hardware to detect runtime overflow errors as well as monitoring the maximum required stack sizes
    • Support boot-up from instruction local memory
  • Power Management
    • Low power modes initiated by either SW or HW
    • PowerBrake technology to digitally reduce peak power consumption
      • QuickNap™ automatic state management for fast power-off and wake-up.

Applications

  • Biometric devices
  • Wireless modem
  • Voice/speech recognition
  • Global Position System (GPS)
  • Unmanned Aerial Vehicle (UAV)
  • Sensor device/Sensor hub
  • Advanced motor control

Specifications

Identity

Part Number
AndesCore™ D15/D15F
Vendor
Andes Technology Corp.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Andes Technology Corp.
HQ: R.O.C
Andes Technology Corporation was founded in the Hsinchu Science Based Industrial Park(SiSoft Research Center) in the first half of 2005. We devote ourselves in developing high-performance/low-power 32-bit processors and its associated SoC platforms to serve the rapidly growing embedded system applications worldwide.
Contact Andes Technology Corp.

Learn more about DSP Core IP core

icyflex: an ultra-low power DSP core for portable applications

The icyflex family of ultra low power 16/32-bit RISC processor cores developed by CSEM offers a flexible architecture that allows for different com-binations of control and DSP functionality. These processors target applications requiring long battery life at the same time as on-chip processing power. Three silicon-proven icyflex cores are available, consuming as little as 6 μW/MHz.

Frequently asked questions about DSP Core IP cores

What is DSP Extention Superscalar Processor?

DSP Extention Superscalar Processor is a DSP Core IP core from Andes Technology Corp. listed on Semi IP Hub.

How should engineers evaluate this DSP Core?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DSP Core IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP