DDR DLL IP, 200MHz - 400MHz, Output: 25% Delay, UMC 0.11um HS/FSG process

Overview

DLL-based cell that generates two-channel DQS with 25% timing delay for DDR2 SDRAM controller usage, UMC 0.11um HS/RVT Logic process.

Technical Specifications

Short description
DDR DLL IP, 200MHz - 400MHz, Output: 25% Delay, UMC 0.11um HS/FSG process
Vendor
Vendor Name
Foundry, Node
UMC 110nm HS/FSG
UMC
Pre-Silicon: 110nm
×
Semiconductor IP