DDR DLL IP, 100MHz - 400MHz, Output: 25% Delay, UMC 0.13um HS/FSG process
Overview
DLL-based cell that generates two-channel DQS with 25% timing delay for DDR2 SDRAM controller usage, UMC 0.13um HS/FSG process.
Technical Specifications
Short description
DDR DLL IP, 100MHz - 400MHz, Output: 25% Delay, UMC 0.13um HS/FSG process
Vendor
Vendor Name
Foundry, Node
UMC 130nm HS/FSG
UMC
Pre-Silicon:
130nm
Related IPs
- UMC L90SP 90nm DDR DLL - 80MHz-400MHz
- UMC L90SP 90nm DDR DLL - 60MHz-300MHz
- DDR DLL IP, 200MHz - 400MHz, Output: 25% Delay, UMC 0.11um HS/AE process
- DDR DLL IP, 200MHz - 400MHz, Output: 25% Delay, UMC 0.11um HS/FSG process
- GF 0.13um BCD CAN-FD PHY IP, > 5Mbps - GlobalFoundries 130nm
- GF 0.13um BCD LIN PHY IP, >20Kbps - GlobalFoundries 130nm