Asynchronous FIFO alternate design
Overview
This version of an asynchronous FIFO eschews the traditional grey code counters for a more complete and secure transfer mechanism between clock domains
Key Features
- Configurable for width and depth
- Configurable for fallthrough
Deliverables
- verilog RTL and Testbench
Technical Specifications
Maturity
Multiple Uses
Availability
Now