Asynchronous FIFO with flags and depth counter
Key Features
- Configurable for width and depth
- Configurable for fallthrough
Deliverables
- verilog RTL and Testbench
Technical Specifications
Maturity
Multiple Uses
Availability
Now
Related IPs
- UART with FIFOs and Synchronous CPU Interface
- UART with FIFOs, IrDA and Synchronous CPU Interface
- RSA/ECC Public Key Accelerators with TRNG and AHB
- Asynchronous FIFO alternate design
- This is a Generic fifo with configurable Depth, Configurable Width and Different Clock Domain Crossing options.
- Programmable Root of Trust with Quantum Safe Cryptography acceleration and DPA-resistant & FIA-protected cryptographic accelerators