10 lane FXSLVTX030HH0L bias circuit ; UMC 40nm LP/RVT Logic Process
Overview
10 lane FXSLVTX030HH0L bias circuit ; UMC 40nm LP/RVT Logic Process
Technical Specifications
Foundry, Node
UMC 40nm
Maturity
Silicon proven, Formal release
UMC
Pre-Silicon:
40nm
,
40nm
LP
Related IPs
- LPDDR3-PHY Command/address block for LightCo ; UMC 40nm LP/RVT Logic Process
- 40nm LPDDR3-PHY Data block for LightCo ; UMC 40nm LP/LVT Logic Process
- Single Port SRAM Compiler IP, UMC 65nm SP process
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.
- 3.3v LVDS RX, 3 data lane and 1 clock lane using UMC 40nm LP/RVT LowK Logic Process
- The bias block only for FXLVRX050HH0L, UMC 40nm LP/RVT LowK Logic Process