Video and image processing design using FPGAs
By Brian J. Jent, Altera Corp.
Courtesy of Video/Imaging DesignLine (07/07/2006 0:40 AM EDT)
New trends in video and image processing are forcing developers to re-examine the design architectures they have used previously when considering the numerous tradeoffs of using different architectures that are key to the decision process.
Consumer demand and exciting innovations, such as HDTV and digital cinema, revolve around video and image processing and the rapid evolution of the technology. Major advancements in image capture and display resolutions, advanced compression techniques, and video intelligence are the driving forces behind these technological innovations. At the same time, rapid change in standards and higher resolutions are pushing designers away from off-the-shelf technology.
Resolutions in particular have increased dramatically in just the last few years. The following table illustrates current state-of-the-art resolutions in different end types of applications.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- Video and image processing design using FPGAs
- Using vector processing for HD video scaling, de-interlacing, and image customization
- Implementing digital processing for automotive radar using SoC FPGAs
- Designing low-power video image stabilization IP for FPGAs
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS