SystemVerilog reference verification methodology: ESL
Thomas Anderson, Janick Bergeron, Eduard Cerny, Alan Hunter and Andrew Nightingale
(06/12/2006 9:00 AM EDT)
Over the past 20 years, the level of abstraction for chip design has risen from transistors through gates and RTL to the electronic system level (ESL). While the level of abstraction required to verify the design has risen correspondingly, at every stage verification has remained a major challenge. In today’s system-on-chip (SoC) design world, a wide range of verification techniques must be linked by a reuse-oriented, coverage-driven verification methodology for effective usage.
This is the third in a series of four articles outlining a reference verification methodology that covers both RTL and system-level requirements. This methodology is enabled by the SystemVerilog hardware design and verification language standard and is documented in the Verification Methodology Manual (VMM) for SystemVerilog, a book jointly authored by ARM and Synopsys. This article focuses on the techniques recommended by the VMM for SystemVerilog for ESL verification.
(06/12/2006 9:00 AM EDT)
Over the past 20 years, the level of abstraction for chip design has risen from transistors through gates and RTL to the electronic system level (ESL). While the level of abstraction required to verify the design has risen correspondingly, at every stage verification has remained a major challenge. In today’s system-on-chip (SoC) design world, a wide range of verification techniques must be linked by a reuse-oriented, coverage-driven verification methodology for effective usage.
This is the third in a series of four articles outlining a reference verification methodology that covers both RTL and system-level requirements. This methodology is enabled by the SystemVerilog hardware design and verification language standard and is documented in the Verification Methodology Manual (VMM) for SystemVerilog, a book jointly authored by ARM and Synopsys. This article focuses on the techniques recommended by the VMM for SystemVerilog for ESL verification.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related Articles
- SystemVerilog reference verification methodology: Introduction
- SystemVerilog reference verification methodology: RTL
- SystemVerilog Reference Verification Methodology: VMM Adoption
- Five Vital Steps to a Robust Testbench with DesignWare Verification IP and Reference Verification Methodology (RVM)
Latest Articles
- Analog Foundation Models
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
- RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
- Exclude Smart in Functional Coverage
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection