Structural netlist efficiently verifies analog IP
Naveen Srivastava , Rohit Ranjan & Amit Bathla (Freescale)
EDN (June 04, 2015)
One of the major issues faced in the verification of analog or AMS IP in the SOC environment is the behavioral model’s limitations. Since behavioral models are not perfectly able to replicate analog behavior in a verification environment, many critical bugs are left uncovered.
We will be focusing on this problem, and will discuss how to achieve more accurate analog behavior by using a structural netlist instead of a behavioral model to reduce the number of silicon defects and the verification cycle time.
SPICE model netlist conversion to structural netlist
This approach talks about using methodologies which directly convert transistor level SPICE model into Structural netlist. The principle of these methodologies is to work by isolating Analog circuits from logic and automatically recognizing the latch and flip-flop structures. The design is partitioned into cells, and an automatic algorithm on pattern based function extraction is run. The output is a structural netlist which is used in place of behavioral model for verification purpose. The structural netlist so obtained is pretty much close to actual analog SPICE model.
To read the full article, click here
Related Semiconductor IP
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
Related White Papers
- Analog IP verification guidelines
- The common silicon issues in analog IP integration
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS