Semiconductor Reliability and Quality Assurance--Failure Mode, Mechanism and Analysis (FMMEA)
Abhishek Gupta & Ashish Kumar
EDN (April 20, 2014)
Failure Mode, Mechanism and Effect Analysis (FMMEA) is a reliability analysis method which is used to study possible failure modes, failure mechanisms of each component, and to identify the effects of various failure modes on the components and functions. This article introduces how to implement FMMEA in detail, including system definition, identification of potential failure modes, analysis of failure cause, failure mechanism, and failure effect analysis. Finite element analysis is carried out, including thermal stress analysis and vibration stress analysis on a semiconductor device. Temperature distribution and vibration modes are obtained, which are the inputs of physics of failure models.
Using a variety of Physics of Failure models, the quantitative calculation of single point failure for the Semiconductor Device are carried out. Results showed that the time to failure (TTF) of random access memory chip which is SOP (small outline package) is the shortest and the failure is due to solder joint fatigue failure caused by the temperature cycle. It is the weak point of the entire circuit board. Thus solder joint thermal fatigue failure is the main failure mechanism of the semiconductor device.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- Design-Stage Analysis, Verification, and Optimization for Every Designer
- Optimizing Automated Test Equipment for Quality and Complexity
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks