How to raise the RTL abstraction level and design conciseness with SystemVerilog - Part 1
By Sachin Kakkar, Sanjay Gupta, Ayan Banerjee, and Rohit Goel, Mentor Graphics
April 30, 2008 -- pldesignline.com
With the advent of advanced HDLs – such as SystemVerilog – that provide new and powerful language constructs, current hardware modeling styles can now be enhanced both in terms of abstraction level and overall efficiency.
Developing concise, accurate designs entails learning how SystemVerilog features can be effectively used to design efficient and synthesizable models for both ASICs and FPGAs. This paper will focus on the impact of new extensions and constructs in SystemVerilog on hardware designs and describe the usefulness and compatibility of these constructs vis-à-vis pure Verilog constructs.
The following four steps are proposed to raise the abstraction level of current Verilog HDL designs and provide a phase wise approach for Verilog designers to gradually migrate to SystemVerilog:
1. Enhance conciseness and expressiveness of designs.
2. Add built-in checks to avoid design issues.
3. Design efficient FSM and RAM/ROM memory models.
4. Graduate to object oriented generic hardware designs.
Part 1 of this article will examine Steps1 and 2 – conciseness of expression and built-in code verification. Adopting these first two steps can contribute to descriptiveness of the design and correlation of the RTL and gate-level netlist.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- USB Full Speed Transceiver
Related White Papers
- Using SystemVerilog Assertions in RTL Code
- SystemVerilog reference verification methodology: RTL
- How to raise the RTL abstraction level and design conciseness with SystemVerilog - Part 2
- Intellectual-property vendors look beyond RTL
Latest White Papers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- Automotive IP-Cores: Evolution and Future Perspectives
- TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models