Practical Power Network Synthesis For Power-Gating Designs
(06/05/2007 3:00 AM EDT), EE Times
Although methodologies for power network synthesis typically assume that design tools can freely size sleep transistors for power gating, this assumption does not hold up for real-world SoC designs where the sleep transistors are commonly designed as custom switch cells of fixed sizes. The method described in this article avoids this unrealistic assumption and introduces the concept of a "fake via" to enable power network synthesis using existing EDA tools.
This method simultaneously optimizes the number and positions of sleep transistors and the power network's grids and wires for minimum area, maximum routeability with a given IR-drop target. With this automated method for synthesizing the power network, you can more easily take advantage of power gating to reduce leakage power consumption dramatically in SoCs.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
- Akida Exploits Sparsity For Low Power in Neural Networks
- A modeling approach for power integrity simulation in 3D-IC designs
- Memory solution addressing power and security problems in embedded designs
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design