Making the shift to optical interconnect with PCIe Gen3
Reginald Conley, PLX Technology
EETimes (10/25/2010 1:38 AM EDT)
The highly anticipated launch 8 Gbps, PCI Express 3.0 (PCIe Gen3) is making its debut, doubling the effective bandwidth and generating the same ubiquity and economies of scale as previous generations of PCIe.
With this introduction, PCIe takes its place among the high-performance protocol superpowers – efficiently maximizing gigabits per dollar, port usage and power consumption. But how many gigabits per second is enough? Can copper sustain another bit-rate doubling or have we reached the end of copper links as we know them?
This article will cover the benefits of PCIe Gen3 as an optical interconnect. Along the way, we’ll look at the copper dilemma, optical fibers and pertinent advances in optical technology, such as LightPeak, and its cost/power tradeoffs, and where designers need to focus their attention.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Articles
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Merging materials key to SoC optical success
- CompactPCI Interconnect Spec To Be Enhanced
- MEMS -> Optical, structural roles shared on die
Latest Articles
- FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
- MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
- AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant