The basics of low power programming on the Cortex-M0
Joseph Yiu, ARM Ltd.
EETimes (10/25/2011 9:19 PM EDT)
The ARM Cortex-M0 processor has been designed to provide low-power advantages over other processors. In this article I will discuss how some of these features can be used to advantage in programming for this architecture.
Cortex-M0 sleep modes
The Cortex-MO processor supports normal sleep and deep sleep modes. The sleep modes can be entered using WFE or WF1 instructions, or using Sleep-on-Exit feature.
To read the full article, click here
Related Semiconductor IP
Related White Papers
- Low Power Design in SoC Using Arm IP
- Basics of porting C-code to and between ARM CPUs: ARM7TDMI and Cortex-M0
- Low power is everywhere
- An ESD efficient, Generic Low Power Wake up methodology in an SOC
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design