Single Flow for Interconnecting IP
By Mike Smith and Jo Anderson; Beach Solutions Ltd
June 20, 2008 -- edadesignline.com
The latest challenge facing SoC teams is the construction of a design flow that seamlessly combines:
While, suppliers of Interconnect Matrix components provide complex architectures for hardware, the SoC team is also responsible for producing other associated design view outputs such as documentation and code for software development, test and verification. Ultimately the team is responsible for delivering a fully tested, documented and usable product " on time.
A central Interconnect Matrix allows a designer to create multiple memory maps and control communications paths based on specific master and slave combinations easily and quickly. The design and creation of an Interconnect Matrix component is well defined and tools providing suitable architectures are available, from companies such as Sonics, ARM, Arteris etc.
June 20, 2008 -- edadesignline.com
The latest challenge facing SoC teams is the construction of a design flow that seamlessly combines:
- A complex central Interconnect Matrix
- Auto generation of a diverse range of system design views
While, suppliers of Interconnect Matrix components provide complex architectures for hardware, the SoC team is also responsible for producing other associated design view outputs such as documentation and code for software development, test and verification. Ultimately the team is responsible for delivering a fully tested, documented and usable product " on time.
A central Interconnect Matrix allows a designer to create multiple memory maps and control communications paths based on specific master and slave combinations easily and quickly. The design and creation of an Interconnect Matrix component is well defined and tools providing suitable architectures are available, from companies such as Sonics, ARM, Arteris etc.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related Articles
- IP Exchange Through Handoff for Easy System-On-Chip Design
- Design Rights Management of Intellectual Property (IP) Cores in SoPC designs
- Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP
- Perceptual Mapping for Newly Developed 3rd Party IP
Latest Articles
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events
- A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
- Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation
- FlexLLM: Composable HLS Library for Flexible Hybrid LLM Accelerator Design