Improving the Testability of Complex SoC Designs
It is well known that testing System-on-Chip (SoC) designs poses technological and economic challenges. With complex SoCs targeted at cost-sensitive consumer applications, especially in the communications arena, it is important to minimize testing costs as much as possible. For this reason, Design-for-Test (DFT) is critical to the success of these chips. In fact, unique and significant test cost reductions can be achieved if DFT can be extended to exploit highly flexible tester resources.
Recent extensions in DFT techniques enable the Concurrent Test (CCT) of circuit blocks within an SoC by isolating target IP cores and ensuring that chip resources are allocated such that the cores can be tested in parallel. To effectively utilize this type of concurrent test, designers should be aware of the procedures, enhanced design automation and test system capabilities needed to implement highly tuned concurrent test.
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- Out of the Verification Crisis: Improving RTL Quality
- Getting started in structured assembly in complex SoC designs
- Streamlining SoC Integration With the Power of Automation
Latest White Papers
- On the Thermal Vulnerability of 3D-Stacked High-Bandwidth Memory Architectures
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions