FPGAs & Functional Safety in Industrial Applications
Joe Mallett, Synopsys
EETimes (10/14/2015 01:45 PM EDT)
The integration of FPGAs into applications found on the factory floor is increasing due to their long lifetimes, high processing bandwidth, and flexibility to integrate many IP technologies.
The increasing adoption of automation on the factory floor is a key driver for more processing bandwidth, integration of industrial-specific communications, and functional safety. The integration of FPGA devices into applications found on the factory floor, like programmable logic controllers (PLCs), industrial networking switches, and motor controllers is increasing due to their long lifetimes, high processing bandwidth, and flexibility to integrate many IP technologies. Due to the increasing adoption of automation technologies enabled by FPGA devices, which translates to greater interaction between people and machines, there is a need to integrate functional safety into FPGA-based products. To facilitate building functionally safe designs, robust synthesis tools that support defined methods are needed. One such tool is Synplify Premier, which provides FPGA designers with technologies that enable functional safety capabilities into their products.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- FPGA-Based Functional Safety for Industrial Applications
- Using FPGAs to solve challenges in industrial applications
- How flash-based FPGAs simplify functional safety requirements
- Functional Safety in Road Vehicles
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks