FPGAs & Functional Safety in Industrial Applications
Joe Mallett, Synopsys
EETimes (10/14/2015 01:45 PM EDT)
The integration of FPGAs into applications found on the factory floor is increasing due to their long lifetimes, high processing bandwidth, and flexibility to integrate many IP technologies.
The increasing adoption of automation on the factory floor is a key driver for more processing bandwidth, integration of industrial-specific communications, and functional safety. The integration of FPGA devices into applications found on the factory floor, like programmable logic controllers (PLCs), industrial networking switches, and motor controllers is increasing due to their long lifetimes, high processing bandwidth, and flexibility to integrate many IP technologies. Due to the increasing adoption of automation technologies enabled by FPGA devices, which translates to greater interaction between people and machines, there is a need to integrate functional safety into FPGA-based products. To facilitate building functionally safe designs, robust synthesis tools that support defined methods are needed. One such tool is Synplify Premier, which provides FPGA designers with technologies that enable functional safety capabilities into their products.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- FPGA-Based Functional Safety for Industrial Applications
- Using FPGAs to solve challenges in industrial applications
- How flash-based FPGAs simplify functional safety requirements
- Consider ASICs for implementing functional safety in battery-powered home appliances
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS