FPGAs add flexibility to communications traffic management
Communications equipment manufacturers are facing a classic "good news, bad news" situation with the dramatic increase in investment in packet-based networks around the world. The good news, of course, is that this increase in investment means more business. The bad news is that equipment manufacturers must meet a wide range of Internet protocol (IP) quality of service (QoS) requirements due to regional and technology differences among the service providers deploying the networks. Successful manufacturers will be those who can build solutions that not only meet today's needs, but that can be adapted to evolving standards and requirements. By using an FPGA-based silicon technology to enforce IP QoS, manufacturers can deliver to service providers the ability to customize services to specific markets as they meet the changing needs of their customers.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
- Flash Memory LDPC Decoder IP Core
Related White Papers
- Embedded NVM adds flexibility to power management designs
- 90-nm FPGAs handle 10-Gbit traffic management tasks
- Traffic Management for Optimizing Media-Intensive SoCs
- Microcontroller Architects Look to Embedded FPGAs for Flexibility
Latest White Papers
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge