FPGAs add flexibility to communications traffic management
Communications equipment manufacturers are facing a classic "good news, bad news" situation with the dramatic increase in investment in packet-based networks around the world. The good news, of course, is that this increase in investment means more business. The bad news is that equipment manufacturers must meet a wide range of Internet protocol (IP) quality of service (QoS) requirements due to regional and technology differences among the service providers deploying the networks. Successful manufacturers will be those who can build solutions that not only meet today's needs, but that can be adapted to evolving standards and requirements. By using an FPGA-based silicon technology to enforce IP QoS, manufacturers can deliver to service providers the ability to customize services to specific markets as they meet the changing needs of their customers.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Embedded NVM adds flexibility to power management designs
- 90-nm FPGAs handle 10-Gbit traffic management tasks
- Traffic Management for Optimizing Media-Intensive SoCs
- Microcontroller Architects Look to Embedded FPGAs for Flexibility
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension