FPGAs add flexibility to communications traffic management
Communications equipment manufacturers are facing a classic "good news, bad news" situation with the dramatic increase in investment in packet-based networks around the world. The good news, of course, is that this increase in investment means more business. The bad news is that equipment manufacturers must meet a wide range of Internet protocol (IP) quality of service (QoS) requirements due to regional and technology differences among the service providers deploying the networks. Successful manufacturers will be those who can build solutions that not only meet today's needs, but that can be adapted to evolving standards and requirements. By using an FPGA-based silicon technology to enforce IP QoS, manufacturers can deliver to service providers the ability to customize services to specific markets as they meet the changing needs of their customers.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- Embedded NVM adds flexibility to power management designs
- 90-nm FPGAs handle 10-Gbit traffic management tasks
- Traffic Management for Optimizing Media-Intensive SoCs
- Microcontroller Architects Look to Embedded FPGAs for Flexibility
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design