Ensure Cybersecurity in the Connected Vehicles Era With ISO/SAE 21434
By Ricardo Camacho, Parasoft
EETimes Euroe (August 14, 2024)
This article explains why the international standard ISO/SAE 21434 provides a structured framework for cybersecurity in the automotive industry.
The automotive industry is undergoing a significant transformation, driven by the advent of connected vehicles. The automotive industry is not only witnessing the rise of connected cars but also the emergence of software-defined vehicles (SDVs). While these two concepts are distinct from each other, they’re also closely related—reshaping the future of transportation together.
The advancements promise unprecedented functionality and convenience, revolutionizing the driving experience. However, this evolution also introduces new cybersecurity vulnerabilities, highlighting the critical need for robust security frameworks. This is where ISO 21434, a comprehensive standard designed to safeguard the cybersecurity of connected car systems, comes in.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- Neural Networks Can Help Keep Connected Vehicles Secure
- High Speed Connected Component Labeling as a Killer Application for Image Recognition Systems by Dynamically Reconfigurable Processor
- The future of Android in vehicles
- Enabling a new generation of connected devices
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor