Alternative NVM technologies require new test approaches, Part 1
Peter Hulbert, Keithley Instruments Inc.
EETimes (11/13/2012 9:00 AM EST)
Engineers have traditionally characterized floating-gate NAND flash memory using DC instruments such as source-measurement units (SMUs) after pulse generators had programmed and/or erased the memory cell. This approach requires some type of switch to apply the DC or pulse signal alternately to the device under test (DUT). Occasionally, oscilloscopes were used to verify pulse fidelity (pulse width, overshoot, pulse voltage level, rise time, fall time) at the DUT. Measuring the pulse is important because the flash memory state is quite sensitive to the pulse voltage level. The use of oscilloscopes was relatively rare, even in research, however, because the required setup for oscilloscope measurements differed from that for the pulse-source/DC-measure approach. Even when scopes were used for flash characterization, the complexity of measuring the transient current meant that voltage was the only measurement taken while pulsing.
The transition to smaller geometries and multi-bit cells has increased the need for more precise pulse source and measurement for floating-gate NAND flash development. Recently, new instrumentation options for NVM testing have been developed that make it possible to measure the current and voltage simultaneously with a single instrument while applying pulses to a memory device or material. Let’s take a closer look at testing technology for two options: phase-change memory (PCM) and ferro-electric random-access memory (FRAM).
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in SkyWater 130nm
- Memory (SRAM, DDR, NVM) encryption solution
- Universal NVM Express Controller (UNEX)
- NVM Express (NVMe) Controller (compliant with NVMe 1.4 Base Specification)
- NVM OTP in Huali (40nm, 28nm)
Related White Papers
- Alternative NVM technologies require new test approaches, part 2
- SoC Test and Verification -> SoC complexity demands new test strategies
- SoCs require a new verification approach
- Testable SoCs : Every new design is an ESD test chip
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS