Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
By AsicNorth
In our last post, we looked at the basics of finFET technology and how its increased complexity and constraints influence layout design choices. In this post, we’ll look at more advanced technology topics and key design tools that enhance layout productivity. We’ll also explore what might be next for integrated circuit (IC) mask layout design.
Multi-Patterning
The metal layers at the bottom of the stack, closest to the devices, must be on-pitch or very close to both the fin and poly pitch. This means the metal pitches for these layers should be among the finest geometries the process can support. Modern technologies achieve this with a multi-patterning technique known as self-aligned double patterning. More complex approaches requiring triple- or quad patterning are also practiced.
Double patterning requires shapes in the first few layers of the metal stack to be “colored,“ with the different colored shapes on a given layer being masked and deposited at different steps in the process. The coloring can be done algorithmically after the design is complete, but most often in custom IC layout, the coloring is done manually to maximize density and optimize electrical characteristics.
For example, the minimum pitch of Metal1 ColorA might be 50 nanometers (nm). Alternating Metal1 ColorA with Metal1 ColorB might allow a pitch of 25 nm, effectively doubling the metal density and current–carrying capability.
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related White Papers
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Emerging Trends and Challenges in Embedded System Design
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS