3-D IC design: New possibilities for the wireless market
Samta Bansal, Brad Griffin and Marc Greenberg, Cadence
EETimes (6/7/2011 1:29 PM EDT )
Today’s mobile devices are about having everything in the palm of your hand, at the touch of a button—from Internet browsing and e-mail to watching high-definition TV or using a GPS. Increasing demand for multimedia features translates into complex design requirements, such as higher performance with reduced power in an ever-smaller footprint.
Design teams have two choices: either shrink the node or innovate some alternative to address the “more than Moore” trend. With development costs heading toward $100 million for the 32-nanometer process node, for example, monolithic mixed-signal SoCs are increasingly challenging and time-consuming to develop.
Design teams are looking for alternatives to speed time-to-market and reduce costs, and some are finding that using 3-D ICs with through-silicon vias (TSVs) represents the most practical way—or perhaps the only way—to handle design complexity and maximize performance and speed. 3-D ICs promise to meet market demand for miniaturization, higher speed and greater bandwidth, as well as lower latency and power consumption. That makes the move from 2-D to 3-D a natural choice.
The question today is not whether 3-D ICs will be designed and built, but whether design teams (outside of a handful of large semiconductor companies) will have the EDA tools and infrastructure support required to make 3-D-ICs cost-effective.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- High-Speed 3.3V I/O library with 8kV ESD Protection in TSPCo 65nm
- Verification IP for DisplayPort/eDP
- Wirebond Digital and Analog Library in TSMC 65nm
Related White Papers
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- Reliability challenges in 3D IC semiconductor design
- Consumer IC Advances -> Altering algorithms to create '3D' sound
- 3D IC 2-tier 16PE Multiprocessor with 3D NoC Architecture Based on Tezzaron Technology
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core