Vertical crosspoint memory supports ultra-low-power devices for Internet of Things
Linh Hong, Kilopass Technology Inc.
12/3/2012 1:12 PM EST
With its widely varied smart devices, the Internet of Things (IoT) is creating a demand for microcontrollers made application specific by software instead of dedicated system on chip (SoC) designs. "The Internet of Things for us is about the sale of microcontrollers,” said ARM Ltd. CEO Warren East. [1] “We think it is likely to follow a similar path to mobile phones." He estimated that 8 billion MCUs shipped per year across all applications. Last year 15% of MCU shipments were based on the ARM architecture. With MCUs, one silicon device can address a wide range of applications simply by changing the program code, thus reducing the design cycle time and cost to build an SoC for individual market opportunities.
Yet another reason for MCUs instead of SoCs in IoT applications is government agency certification. “Electronics are proliferating in safety-critical applications and designers need simplified system certification and development,” wrote MCU Designline editor Colin Holland. [2] “Sectors being looked at include industrial, medical, automotive, mil/aero, and solar energy.” This argues for a common CPU and operating system not only to eliminate an SoC design cycle but also to shorten the regulatory review process.
This renewed interest in building microcontroller devices to power the devices comprising the IoT has cast a critical eye at the memory architecture used to contain the program code of these devices. The most common solutions currently include ROM, embedded flash, and a combination of an external serial EEPROM and on-chip shadow SRAM. The serial EEPROM provides permanent program storage during sleep or when power is removed, while the shadow SRAM provides the memory that the CPU uses to execute the microcontroller’s program.
Although these approaches serve the purpose, they also have drawbacks. Antifuse nonvolatile memory (NVM) provides an alternative. This article takes a look at the technology and recent advances that make it a good solution for IoT MCUs.
To read the full article, click here
Related Semiconductor IP
- PUF FPGA-Xilinx Premium with key wrap
- ASIL-B Ready PUF Hardware Premium with key wrap and certification support
- ASIL-B Ready PUF Hardware Base
- PUF Software Premium with key wrap and certification support
- PUF Hardware Premium with key wrap and certification support
Related White Papers
- Simplify the Internet of Things connectivity of embedded devices
- Low-Power wireless sensor networks for the Internet of Things
- Next Generation Wireless IP for the Internet of Things
- Scalable Cloud Services for the Internet of Things through CoAP
Latest White Papers
- e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications
- How to design secure SoCs, Part II: Key Management
- Seven Key Advantages of Implementing eFPGA with Soft IP vs. Hard IP
- Hardware vs. Software Implementation of Warp-Level Features in Vortex RISC-V GPU
- Data Movement Is the Energy Bottleneck of Today’s SoCs