Using simulation and emulation together to create complex SoCs
Laurent Ducousso, STMicroelectronics NV
EETimes (3/23/2011 9:06 AM EDT )
Two trends are conspiring to make complex modern chip development more and more difficult: the increasing amount of software content required for what are essentially monolithic embedded systems, and ever-shortening market windows, especially for consumer-oriented products. Writing more software in less time is a tall order; the most straightforward way to get things out earlier is to start writing sooner. But until you can test an overall system, including the software, there’s only so much you can do.
At STMicroelectronics, we find ourselves increasingly using emulation as an important tool for testing complex SoCs with lots of software content. But this only really works as part of an integrated process that starts at the architectural modeling stage and proceeds all the way through the final implementation of hardware.
We make chips that address various wall-plugged consumer applications, notably set-top boxes and digital TV. As such, we work in a world of rapidly changing technology and consumer expectations – the actual product life can easily be shorter than the time it takes to develop the chip. Mistakes and delays can kill an entire project – and with the cost of such projects these days, wasting that kind of expense is something even a large company like us can ill afford.
So we have invested in a process that attempts to minimize rework, focusing instead on gradual refinement of early models into working silicon. The process provides an example of how TLM technology, virtual platforms, and a good emulator make this possible.
To read the full article, click here
Related Semiconductor IP
- Verification IP for I3C/I2C
- Verification IP for SATA
- Verification IP for SAS
- Verification IP for DisplayPort/eDP/DSC/DPI
- Verification IP for HDMI
Related White Papers
- SystemC Verification, Simulation & Emulation of Secure Digital IP
- Targeting SoC address decoder faults using functional patterns
- An Efficient Device for Forward Collision Warning Using Low Cost Stereo Camera & Embedded SoC
- A cost-effective and highly productive Framework for IP Integration in SoC using pre-defined language sensitive Editors (LSE) templates and effectively using System Verilog Interfaces
Latest White Papers
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor
- Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
- CSR Management: Life Beyond Spreadsheets