The network-on-chip interconnect is the SoC
By Benoit De Lescure, ArterisIP
EDN (March 18, 2021)
“The network is the computer,” coined by John Gage of Sun Microsystems back in 1984, proved incredibly insightful. This idea is re-emerging, this time within the SoC realm. Functions in a chip that communicate with each other—not through simple wires but through complex network elements such as switches, protocol converters, packetizers, and so on—are not so different from the set of computers communicating through a network within a cabinet, or a room, back in 1984.
Before SoCs, to connect from A to B on a board, engineers could move data through a bunch of wires. The biggest worry was about managing wire length and ensuring that A and B use the exact same protocol for communication, but that was about it. The real action was in the compute elements. Wiring between these precious components was then a simple design task.
From wires to active bus logic
As SoC capabilities grew, it became possible to consolidate whole boards and even bigger systems onto a single chip, all governed by a central processing unit (CPU) or cluster of processors. Each CPU ran software to orchestrate the system to handle functions that require the flexibility software enables. Solutions from companies like Arm, which provided processors, grew rapidly. Other suppliers quickly followed, including intellectual property (IP) providers for functions other than CPUs. At first, by offering peripheral IPs to handle many interface protocols and then evolving to specialized processors for wireless communication, graphics processing, audio, computer vision, and artificial intelligence (AI). Adding to this list are on-chip working memories, cache memories, double data rate (DDR) interfaces to off-chip or off-die DRAM, and more.
Related Semiconductor IP
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N7 X24
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N5 X24, North/South (vertical) poly orientation
- Crossbars Interconnect
- Die-to-Die, High Bandwidth Interconnect PHY in TSMC (N7, N5)
- Network-on-Chip (NoC) Interconnect IP
Related White Papers
- Why the Memory Subsystem is Critical in Inferencing Chips
- PUF is a Hardware Solution for the Sunburst Hack
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- The Internet of Cars Is Paved With Silicon
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference