The evolution of embedded devices: Addressing complex design challenges
Phil Burr, Arm
embedded.com (September 18, 2018)
Embedded devices used to be relatively straightforward to design before the Internet of Things. The designer of an appliance, industrial controller or environmental sensor only needed to interface the input signals, process with a microcontroller and provide output control. Systems were standalone; and other than reverse engineering, there was no incentive for a hacker to access a system.
With the introduction of the smartphone, we now expect our devices to be smart, upgradable and accessible over the Internet. Security is not optional – if security is not taken seriously, data, brand reputation and revenue streams will all be affected. Also, embedded systems are becoming more complex and you can’t be an expert in everything! Fortunately, you can use existing standards and stack libraries to get a project completed in a timely, secure way.
This article outlines the key design challenges an embedded developer faces today, and some of the new technologies that will help designers address these challenges.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- The realities of developing embedded neural networks
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- MIPI in next generation of AI IoT devices at the edge
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience