The SoC in 2020: Advances to redefine how we live
By Bill Witowsky
dspdesignline.com (December 03, 2009)
As Moore's Law shows no sign of slowing by 2020 with respect to transistor density, chip designers can be expected to create even more complex systems on chip (SoCs) compared to today's already complicated SoCs. Given that frequency and voltage scaling do not continue to scale due to power/heat dissipation, it is clear that higher performance must be achieved through a heterogeneous mix of highly parallel processing elements.
The cost to develop these SoCs will require that they can be easily repurposed across multiple applications. To achieve this, the inherent functionality of a SoC will be defined primarily by the software. We've already seen this happen with DSPs where signal-processing functions are implemented in software instead of fixed hardware blocks. With SoCs, the external interfaces, including radio technology and communications protocols, will be defined in software as well.
To read the full article, click here
Related Semiconductor IP
- CXL 3 Controller IP
- PCIe GEN6 PHY IP
- FPGA Proven PCIe Gen6 Controller IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- AI inference engine for real-time edge intelligence
Related White Papers
- Moore's Law is Dead: Long Live SoC Designers
- Embedded Systems: Programmable Logic -> Embarrassment of riches hinders proper use of Moore's Law
- Embedded Systems: Programmable Logic -> Adaptive tech extends Moore's Law
- Moore's Law, the bifurcation of the semiconductor industry and 3-D integration
Latest White Papers
- Adaptable Hardware with Unlimited Flexibility for ASIC & SoC ICs
- CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- Soft Tiling RISC-V Processor Clusters Speed Design and Reduce Risk
- 8051s in Modern Systems: Interfacing to AMBA Buses