The SoC in 2020: Advances to redefine how we live
By Bill Witowsky
dspdesignline.com (December 03, 2009)
As Moore's Law shows no sign of slowing by 2020 with respect to transistor density, chip designers can be expected to create even more complex systems on chip (SoCs) compared to today's already complicated SoCs. Given that frequency and voltage scaling do not continue to scale due to power/heat dissipation, it is clear that higher performance must be achieved through a heterogeneous mix of highly parallel processing elements.
The cost to develop these SoCs will require that they can be easily repurposed across multiple applications. To achieve this, the inherent functionality of a SoC will be defined primarily by the software. We've already seen this happen with DSPs where signal-processing functions are implemented in software instead of fixed hardware blocks. With SoCs, the external interfaces, including radio technology and communications protocols, will be defined in software as well.
To read the full article, click here
Related Semiconductor IP
- MIPI D-PHY RX+ (Receiver) IP
- MIPI D-PHY TX+ (Transmitter)
- LVDS Deserializer IP
- LVDS Serializer IP
- MIPI D-PHY/LVDS Combo Receiver IP
Related White Papers
- Moore's Law is Dead: Long Live SoC Designers
- Embedded Systems: Programmable Logic -> Embarrassment of riches hinders proper use of Moore's Law
- Embedded Systems: Programmable Logic -> Adaptive tech extends Moore's Law
- Moore's Law, the bifurcation of the semiconductor industry and 3-D integration
Latest White Papers
- DisplayPort 2025: Navigating the Next Wave of Display Innovation
- Efficient Magnetization Switching via Orbital-to-Spin Conversion in Cr/W-Based Heterostructures
- Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
- Benchmarking Ultra-Low-Power 𝜇NPUs
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency