Simplifying AC and DC data acquisition signal chains
By Wasim Shaikh, Srikanth Nittala (Analog Devices)
embedded.com (August 12, 2020)
Sampling phenomena in analog-to-digital converters (ADCs) induce the problems of aliasing and capacitive kickback, and to solve these problems, designers use filters and driving amplifiers that introduce their own sets of challenges. This makes achieving precision dc and ac performance in medium bandwidth application areas a challenge and designers end up trading off system goals to do so.
This article describes continuous-time sigma-delta (∑-Δ) ADCs that inherently and dramatically solve the sampling problems by simplifying signal chains. They remove the need for antialiasing filters and buffers, and solve signal chain offset errors and drift issues associated with the additional components. These benefits shrink the solution size, ease solution design, and improve the phase matching and overall latency of the system. This article also draws a comparison with discrete-time converters and highlights system benefits, as well as the constraints of using continuous-time sigma-delta ADCs.
To read the full article, click here
Related Semiconductor IP
- Sigma-Delta ADC
- Automotive 12bit Sigma-Delta ADC - GlobalFoundries 22FDX
- The GF22FDSOIV18_CODEC_04 integrates: 2-channel 24-bit sigma-delta ADC, 2-channel 24-bit sigma-delta DAC, and audio PLL to support a wide range of sample rates.
- Rad-hard 17-bit 3-channel sigma-delta ADC at 3.2kS/s
- 15 Bit 192 kS/s Sigma-Delta ADC
Related White Papers
- Mixed-Signal Designs: The benefits of digital control of analog signal chains
- Data acquisition systems and SoCs - A guide
- Design trade-offs of using SAR and Sigma Delta Converters for Multiplexed Data Acquisition Systems
- Multi-Layer Deep Data Performance Monitoring and Optimization