Signal Integrity --> Multipoint standard boosts LVDS
Multipoint standard boosts LVDS
By EE Times
March 25, 2002 (10:29 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020322S0064
Kevin Gingerich, Senior Member, Technical Staff, Applications Manager, Interface Products Group, Texas Instruments Inc., Dallas, John Goldie, LVDS & SDI Interface Applications, Manager, National Semiconductor Corp., Santa Clara, Calif.
Low-voltage differential signaling, or LVDS (TIA/EIA-644), has become extremely popular because of its high-speed and low-power characteristics for a wide range of applications. The technology's popularity will increase even further with the standardization of a new multipoint version: M-LVDS (TIA/EIA-899).
Essentially, M-LVDS transceivers are intended for use on a multipoint bus where up to 32 nodes may be connected on the shared line. They may also be used on a simpler bus with only two nodes or any combination in between. The interconnecting media may consist of a backplane, a cable or a mixture.
The signal levels have been chosen to tolerate reflections between loaded and unloaded segme nts on the bus. The standard specifies transmissions at up to 500 Mbits/second. That limit, however, may be further reduced by the interconnecting media bandwidth.
The M-LVDS standard defines the driver's output characteristics and the receiver's input characteristics. Protocol and connector details are left up to the referencing standard or application to specify. M-LVDS defines one line driver and two types of receivers.
M-LVDS supports a differential-noise margin of 430 mV for a Type-1 receiver or 330 mV for a Type-2 receiver. Typically, the differential-noise margin is of lesser concern than the common-mode noise rejection capability. In an LVDS system, the key is keeping the signal lines balanced and closely coupled. This reduces noise and electromagnetic interference but, equally important, helps to ensure that coupled noise is picked up as common-mode and then rejected by the receivers. M-LVDS has a typical common-mode voltage rejection of 2 V, which is budgeted against coupled noise and ground potential differences.
An interconnect that adheres to the guidelines of TIA/EIA-899 will improve signal quality, timing margins and noise margins. The standard calls for a 100-ohm differential impedance media with passive 100- ohms resistors terminating between the signal pair at the ends of the transmission line.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Signal Integrity --> LVDS extends utility of 1149.1 boundary scan test
- Signal Integrity --> LVDS modeling techniques overcome Ibis inaccuracies
- A Standard cell architecture to deal with signal integrity issues in deep submicron technologies
- SOC: Submicron Issues -> Deep signal integrity can be assured
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience