PSL Verification Package for the Open Core Protocol
December 14, 2006 -- edadesignline.com
Introduction
Nokia utilizes the Open Core Protocol (OCP) as a standard interconnection architecture for its systems. So far there has not been a unified verification methodology for interconnections available. As a consequence, there was an obvious demand for a new verification package that fulfills the following requirements:
- The package verifies the compatibility of the interconnection with the OCP standard.
- The package can be installed with minimal efforts without modifying the existing verification environment.
- The package can be configured with minimal efforts without access to the source code.
- The package is compatible with the existing design and verification flows.
- No previous knowledge of assertion-based verification or hardware property languages is required.
- No additional EDA tools are required.
- The package must be cost-effective in terms of maintenance and support.
The purpose of the assertion-based verification (ABV) method is to convert functional features of a specification into explicit assertions that define the behavior of logic over time. The hardware property languages differ remarkably from the hardware description and verification languages. Instead of implementing a test bench, the hardware property languages are utilized to implement assertions. The property specification language (PSL) is a vendor independent hardware property language that has been standardized by the IEEE. The purpose of the PSL is not to replace, but to complement the existing verification methodologies like VHDL and Verilog test benches. The goal is to improve both verification quality and efficiency.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related White Papers
- IP core-centric communications protocol Introducing Open Core Protocol 2.0
- Better Products, Happier Customers with Current-Based Simulation/Verification and the Open Core Protocol
- Are you optimizing the benefits of cloud computing for faster reliability verification?
- Creating core independent stimulus in a multi-core SoC verification environment
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference