Select the Right Microcontroller IP for Your High-Integrity SoCs
By Enrique Martinez-Asensio, Ensilica
ElectronicDesign (June 25, 2024)
It seems like there’s an almost unlimited array of microcontrollers—from low-cost 8-bit varieties to high-performance 32/64 multicore systems. While some systems require little thought beyond cost or speed, there are also many high integrity applications requiring reliability, security and/or functional-safety (FuSa) standards to be met, requiring the architect to pay special attention to the MCU selection.
At the extreme end, today’s vehicles contain 100+ MCUs serving different functionalities: infotainment, steering, braking, engine control, ADAS, etc. Some of these systems are built with commercially available MCUs. However, when a high degree of integration and low cost are the top priorities, dedicated systems-on-chips (SoCs) become necessary. These contain not only an MCU but additional analog/digital processing functionalities.
This article runs down seven of the considerations that we use when selecting an MCU IP for a high-integrity ASIC or SoC. We also look at several of the IPs available on the market.
To read the full article, click here
Related Semiconductor IP
- Microcontroller
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- 32-bit RISC-V microcontroller
- 1.65V Low Noise Microphone Bias for Microcontroller Business in TSMC 55nm
- 12-bit, 6MS/s ADC for Microcontroller Business in Samsung LFR6LP
Related White Papers
- Embedded Systems -> Microcontroller designers eye Internet access
- Microcontroller Applications -> 'Internetworking' treads on MCU turf
- Microcontroller Applications -> PLD solution takes on microcontroller
- Microcontroller Applications -> Connectivity invigorates MCU designs
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core