Is Your Processor IP ISO 26262-Compliant?
Making automotive SoCs functional-safety-aware
Paul Garden
7/21/2014 01:00 PM EDT
The proliferation of electronic systems in automobiles has resulted in the creation of new automotive standards to ensure safety.
The ISO 26262 standard is an adoption of the more general IEC 61508 functional safety standard for electrical/ electronic/ programmable electronic safety-related systems.
ISO 26262 defines functional safety for automotive equipment and addresses possible hazards caused by the malfunctioning of electronic and electrical systems in passenger vehicles. Components of automotive electrical/electronic systems play a critical role in achieving compliance with the ISO 26262 standard.
At every level in the development of safety systems, from the selection of processor IP and the IP development process, to software development and even document creation, there is a need to address functional safety compliance. Understanding the compliance with ISO 26262 from a processor IP perspective, the role of the processor IP, its software, and its documentation can help ease the certification process.
To read the full article, click here
Related Semiconductor IP
- ARC EM22FS safety processor
- ARC EM9D 32-bit DSP Enhanced Processor core based on the ARCv2DSP ISA with CCM and XY Memory
- ARC EM11D Enhanced 32-bit processor core, ARCv2DSP ISA with Cache and XY Memory
- ARC EM7D DSP Enhanced 32-bit processor core with caches, ARCv2DSP ISA, for low power embedded DSP ap
- ARC EM5D Enhanced 32-bit processor core, ARCv2DSP ISA, for low power embedded DSP applications
Related White Papers
- RISC-VLIW IP Core for the Airborn Navigation Functional Oriented Processor
- Safety in SoCs: Accelerating the Road to ISO 26262 Certification for the ARC EM Processor
- Integrated ADAS Domain Controller SoCs with ISO 26262 Certified IP
- Arteris System IP Meets Arm Processor IP
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience