IP Integration - Size Matters! - Reducing the size of a USB 2.0 device core
By Tom Halfhill, ARC International
Embedded System Engineering
www.esemagazine.co.uk
How a System Perspective Slashes the Size of a USB 2.0 Device Core
USB 2.0 is a dramatic improvement over USB 1.1. Among other things, it’s 40 times faster and has new flow-control features that use bus bandwidth more efficiently. Yet it’s fully backward-compatible with existing USB 1.1 products. This combination of higher performance and broad compatibility almost guarantees that USB 2.0 will succeed in the marketplace -- a market that has already embraced USB 1.1 in personal computers, peripherals, digital cameras, industrial equipment, and many other applications.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Verification of USB 3.0 Device IP Core in Multi-Layer SystemC Verification Environment
- SOC Stability in a Small Package
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience