Image stabilizers: Utilizing DSP for more advanced, scalable stabilization algorithms
By Rajesh Pal, Manager of Video Infrastructure Solutions, Texas Instruments
Dr. Nitzan Rabinowitz, CTO, Human Monitoring
Ira Dvir, VP of research and development, Human Monitoring
videsignline.com (August 19, 2009)
Image stabilization remains a major challenge for video cameras, from high-end cinema and broadcast units down through consumer camcorders. Although a variety of technologies now exist to stabilize images, they are typically complex and come at a steep price, making them impractical for most applications.
Yet some end users often swallow that cost simply because the alternative can be more expensive. For example, an intricate shot on a movie set could cost hundreds of thousands of dollars to recreate if the first take can't be used because it turned out to be too shaky.
Of course, not every end user can justify that expense. So what's needed is a solution that can scale from the low end to the high end, with no trade-offs along the way in terms of price and performance. That's a tall order, but meeting it creates a huge market opportunity. For example, besides applications such as broadcast, cinema and consumer cameras, the technology also could be used in verticals such as government and security.
To understand why it's such a challenge, consider the two fundamental variables. First, there are frequently multiple people in close proximity of each other in a single frame, so the system must be able to differentiate between each of them.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Designing low-power video image stabilization IP for FPGAs
- An 800 Mpixels/s, ~260 LUTs Implementation of the QOI Lossless Image Compression Algorithm and its Improvement through Hilbert Scanning
- FPGA algorithm tunes gray, color images
- Reconfigurable algorithm processing adds support to SDR commercialization
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience