How to lower the cost of PCI Express adoption by using FPGAs
By Abhijit Athavale, Xilinx
This "How To" article shows how FPGAs are driving the adoption of PCI Express in the embedded market.
This "How To" article shows how FPGAs are driving the adoption of PCI Express in the embedded market.
As the industry transitions from traditional, bus-based shared I/O schemes with system synchronous clocking (such as PCI), point-to-point system interconnects that use serial I/O technologies are fast becoming the norm. While PCI has been the most widely used bus standard in the PC, server and embedded market for the past decade, PCI Express – with its wide appeal across industry segments – is widely seen as the future of PCI. In fact, it is estimated that PCI Express will replace 80% of all existing PCI ports by the end of 2007 (Fig 1).
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related White Papers
- How to Design SmartNICs Using FPGAs to Increase Server Compute Capacity
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications