High-Reliability FPGA Designs
Joe Mallett, Synopsys
10/15/2014 11:40 AM EDT
Over the past few years, the need for high-reliability and high-availability systems has expanded past military and aerospace into the datacenter, onto the industrial floor, and into medical devices. This challenges FPGA developers to build highly reliable systems to address the growing market needs. There are several special design techniques that can be used to detect in-system errors and recover to correct operation.
Soft errors
With increasing integration of electronics for things like engine control, braking systems, and collision avoidance in automobiles, there is little-to-no margin for soft errors that could result in harm to humans. There are other applications that may not endanger lives, but still require safe operation, like medical equipment, industrial control, and high-availability communications equipment that could be very costly when a system fails. The challenge is that all electronic equipment can be affected by radiation-induced "glitches," advanced process technologies, and complex system implementation.
Today, many FPGAs are used to implement critical functions in electronic systems, and, as a result, it is critical to make sure they operate correctly and reliably. Radiation in the atmosphere can cause unstable conditions that result in an unwanted transient signal in the combinatorial logic of an FPGA. If this transient -- known as a single event upset (SEU) -- is propagated throughout the system, it could potentially cause a failure.
To read the full article, click here
Related Semiconductor IP
- MIPI C‑PHY/D‑PHY IP on TSMC N2P
- Clustered IP to Scale Throughput
- Higher‑Throughput NPU IP Core
- NPU IP Core for Edge AI
- Embedded HSM (Root of Trust) with Arm Cortex-M33 Processor
Related Articles
- Generate FPGA designs from M-code
- FPGA based Complex System Designs: Methodology and Techniques
- How to defend against the cloning of your FPGA designs
- Implementing high Speed USB functionality with FPGA- and ASIC-based designs
Latest Articles
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing
- InjectV: Modeling Fault Injection Attacks in RISC-V Simulation Environment
- SPARX: Secure and Privacy-Aware Approximate CNN Acceleration with Edge RISC-V SoC