High-performance hardware models for system simulation
Chris Eddington - Synopsys
12/11/2012 11:37 AM EST
Introduction
System simulators are becoming an increasingly important part of the FPGA and ASIC verification process, particularly for system-on-chips (SoCs) with performance-critical hardware accelerators and tightly-coupled embedded software. Cycle accuracy (CA) of the peripheral hardware is often a requirement or very desirable in many cases, especially if greater simulation performance over RTL simulation can be achieved. Some examples include:
- Detailed performance and utilization of system interconnect, based on the actual hardware implementation running with its embedded software.
- Implementation of low-level drivers and firmware, which require register maps and may rely on exact latency and flow control behavior of the peripheral.
- Software optimization, which can be particularly important for algorithm hardware accelerators, codec development, as well as in cases where hardware and software are tightly coupled and there is a critical overall performance goal in latency, throughput, etc. In such scenarios, estimates by ISS and TLM can be off by a factor of three, resulting either in wasted silicon or chips that cannot meet their required performance.
To read the full article, click here
Related Semiconductor IP
- SPI Controller IP- Master/ Slave, Parameterized FIFO, Avalon Bus
- SPI Slave IP transfers to/from a AMBA APB, AXI, or AHB Interconnect
- I2C Controller IP – Slave, Parameterized FIFO, Avalon Bus
- I2C Controller IP – Master, Parameterized FIFO, Avalon Bus
- I2C/SMBus Controller IP – Master / Slave, Parameterized FIFO, AXI/AHB/APB/Avalon Buses, SMBus Protocol
Related White Papers
- Reusable Device Simulation Models for Embedded System Virtual Platforms
- HW/SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures
- Verifying large models in RTL simulation
- Metrix Driven Hardware Software System Level Verification