FPGAs add flexibility to communications traffic management
Communications equipment manufacturers are facing a classic "good news, bad news" situation with the dramatic increase in investment in packet-based networks around the world. The good news, of course, is that this increase in investment means more business. The bad news is that equipment manufacturers must meet a wide range of Internet protocol (IP) quality of service (QoS) requirements due to regional and technology differences among the service providers deploying the networks. Successful manufacturers will be those who can build solutions that not only meet today's needs, but that can be adapted to evolving standards and requirements. By using an FPGA-based silicon technology to enforce IP QoS, manufacturers can deliver to service providers the ability to customize services to specific markets as they meet the changing needs of their customers.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related White Papers
- Embedded NVM adds flexibility to power management designs
- 90-nm FPGAs handle 10-Gbit traffic management tasks
- Traffic Management for Optimizing Media-Intensive SoCs
- Microcontroller Architects Look to Embedded FPGAs for Flexibility
Latest White Papers
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor