Floating-point emulation: faster than hardware?
June 04, 2008 -- dspdesignline.com
Here's why emulation is faster than floating-point hardware, and how Critical Link migrated from TI's floating-point C6711 to the fixed-point C64x.
Last year, I was at the decision point. I needed to select a processor for the next version of Critical Link's MityDSP "custom-off-the-shelf" CPU platform—basically a collection of integrated building blocks (DSP, FPGA, FLASH, SDRAM memory subsystems, etc.), with configurable I/O that we adjust to fit individual customer requirements.
The original MityDSP uses TI's TMS320C6711 floating point processor. This served—and still serves—many of our customers' needs. But some customer requirements began to necessitate more powerful board options. We boosted our original Mity design with a larger FPGA (Xilinx XC3CS1000 vs. the XC3CS400) and increased the CPU's RAM and flash. But for some of our more processing-intensive applications, we were running up against the original MityDSP's overall limits. One of the major limiting factors was the C6711 family's maximum clock rate (200 MHz at the time—less than 1/3 the max clock rate of TI's C64x family).
We knew we needed a new set of building blocks—what would become the MityDSP Pro—to support faster processing speeds. The question was whether to stick with a floating-point processor, or move to a fixed-point DSP and handle floating-point operations through emulation.
The processor we were most interested in was the TI C6454/55. One of the primary attractions was the high clock rate—over 1 GHz with the C6455. Another was the C64x's significantly improved dual memory busses. We were also strongly motivated by our long experience with the C6711. The similarity in architecture and peripherals between the TI C64x and the TI C6711 were obviously going to provide us an advantage.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Procrastination Is All You Need: Exponent Indexed Accumulators for Floating Point, Posits and Logarithmic Numbers
- Soc Design -> Emulation verifies multiple network interfaces
- SoCs: DSP World, Cores -> 3G wireless SoC requires emulation
- ESC: Real-time analysis provides transport support for scan-based emulation
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience