Choosing an effective embedded SoC ASIC design strategy
Sunit Bansal, Freescale Semiconductor Inc.
EETimes (12/13/2010 8:18 PM EST)
In large and complex system-0n-chip ASIC design, two of the most challenging tasks are those involving design closure, timing routing and power.
It is a tedious task to converge on timing and routing, owing to the limitations of design size and the memory-intensive calculations. Essentially, it is dependent on the design size that an EDA tool can handle.
In such cases, it is advisable to go for a hierarchical approach instead of a flat top. Generally, the blocks are demarcated on the basis of functionality, backward compatibility, third party IP etc.
This article details the difference in terms of runtimes, routing congestion, timing summary and utilization for a design that is done as hierarchical vs. the same design using the flat approach.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related White Papers
- Optimize SoC Design with a Network-on-Chip Strategy
- FPGA to ASIC Strategy for Communication SoC Designs
- Picking the right built-in self-test strategy for your embedded ASIC
- An Efficient Device for Forward Collision Warning Using Low Cost Stereo Camera & Embedded SoC
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference