Blistering traffic speeds: a detailed look inside PCI Express
Steve Kolokowsky and Trevor Davis, Cypress Semiconductor
Oct 24, 2005 (10:48 PM)
CommsDesign
PCI Express is an implementation of the PCI computer bus that uses existing PCI programming concepts and communications standards, based on a much faster serial communications system. In fact, PCI Express is a scalable bus that provides as little as 250Mbytes/second at a 2.5Ghz signaling rate up to 8Gbytes/second in the first spec revision. Higher bandwidths can be achieved by increasing clock speed or bus width.
This technology, like many other bus protocols, uses packets to communicate information between components. Packets are formed in the Transaction and Data Link Layers to carry information from a transmitting component to a receiving component (See Figure 1). As transmitted packets flow through each layer, they are modified to contain additional information necessary to handle packets at those layers
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related White Papers
- How HyperTransport and PCI Express complement each other
- Advanced switching boosts PCI Express
- Compatibility issue slows PCI Express
- With StarFabric as an on-ramp, the PCI Express Advanced Switching is ready
Latest White Papers
- New Realities Demand a New Approach to System Verification and Validation
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Sustainable Hardware Specialization
- PCIe IP With Enhanced Security For The Automotive Market
- Top 5 Reasons why CPU is the Best Processor for AI Inference