Blistering traffic speeds: a detailed look inside PCI Express
Steve Kolokowsky and Trevor Davis, Cypress Semiconductor
Oct 24, 2005 (10:48 PM)
CommsDesign
PCI Express is an implementation of the PCI computer bus that uses existing PCI programming concepts and communications standards, based on a much faster serial communications system. In fact, PCI Express is a scalable bus that provides as little as 250Mbytes/second at a 2.5Ghz signaling rate up to 8Gbytes/second in the first spec revision. Higher bandwidths can be achieved by increasing clock speed or bus width.
This technology, like many other bus protocols, uses packets to communicate information between components. Packets are formed in the Transaction and Data Link Layers to carry information from a transmitting component to a receiving component (See Figure 1). As transmitted packets flow through each layer, they are modified to contain additional information necessary to handle packets at those layers
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- V-by-One® HS plus Tx/Rx IP
- MSP7-32 MACsec IP core for FPGA or ASIC
- 100G / 200G / 400G / 800G / 1.6T MACsec
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
Related White Papers
- How HyperTransport and PCI Express complement each other
- Advanced switching boosts PCI Express
- Compatibility issue slows PCI Express
- With StarFabric as an on-ramp, the PCI Express Advanced Switching is ready
Latest White Papers
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions